Java Project Code

View as grid list

0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
3D Brain Atlas Reconstruction Using Deformable Medical Image Registration: Application to Deep Brain Stimulation Surgery
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
75 GBd InP-HBT MUX-DAC module for high-symbol-rate optical transmission
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A 0.45-V Low-Power OOK/FSK RF Receiver in 0.18 μ m CMOS Technology for Implantable Medical Applications
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A 40–170 MHz PLL-Based PWM Driver Using 2-/3-/5-Level Class-D PA in 130 nm CMOS
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Bottom-Up Approach for Pancreas Segmentation Using Cascaded Superpixels and (Deep) Image Patch Labeling
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Combinatorial Auction Mechanism for Multiple Resource Procurement in Cloud Computing
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest
A Context-Aware Architecture Supporting Service Availability in Mobile Cloud Computing
₹5,500.00

Add to cart
Details

Wishlist

Share

Share on:
facebook

twitter

google

pinterest

1 2 3 4 5 6 7 8 9 10 11 ›»

Cart

CUSTOMER SUPPORT

Java Project Code

0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier

3D Brain Atlas Reconstruction Using Deformable Medical Image Registration: Application to Deep Brain Stimulation Surgery

75 GBd InP-HBT MUX-DAC module for high-symbol-rate optical transmission

A 0.45-V Low-Power OOK/FSK RF Receiver in 0.18 μ m CMOS Technology for Implantable Medical Applications

A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process

A 40–170 MHz PLL-Based PWM Driver Using 2-/3-/5-Level Class-D PA in 130 nm CMOS

A Bottom-Up Approach for Pancreas Segmentation Using Cascaded Superpixels and (Deep) Image Patch Labeling

A Combinatorial Auction Mechanism for Multiple Resource Procurement in Cloud Computing

A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators

A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability

A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing

A Context-Aware Architecture Supporting Service Availability in Mobile Cloud Computing

Location

STAY UPDATED

Filter by price

Cart

CUSTOMER SUPPORT

Java Project Code

0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier

Share on:

3D Brain Atlas Reconstruction Using Deformable Medical Image Registration: Application to Deep Brain Stimulation Surgery

Share on:

75 GBd InP-HBT MUX-DAC module for high-symbol-rate optical transmission

Share on:

A 0.45-V Low-Power OOK/FSK RF Receiver in 0.18 μ m CMOS Technology for Implantable Medical Applications

Share on:

A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process

Share on:

A 40–170 MHz PLL-Based PWM Driver Using 2-/3-/5-Level Class-D PA in 130 nm CMOS

Share on:

A Bottom-Up Approach for Pancreas Segmentation Using Cascaded Superpixels and (Deep) Image Patch Labeling

Share on:

A Combinatorial Auction Mechanism for Multiple Resource Procurement in Cloud Computing

Share on:

A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators

Share on:

A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability

Share on:

A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing

Share on:

A Context-Aware Architecture Supporting Service Availability in Mobile Cloud Computing

Share on:

Location

STAY UPDATED

Filter by price