VHDL

View as grid list

Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Efficient Register Renaming and Recovery for High-Performance Processors
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Fault based Test Minimization Using Genetic Algorithm for Two Stage Combinational Circuits
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
FPGA Hardware Based Implementation of an Image Watermarking System
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
FPGA Implementation of Hearing Aids using Stationary Wavelet-Packets for Denoising
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Hardware Implementation of an OFDM Transceiver for 802.11n systems
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest

«‹1 2 3 4 5 6 ›»

Cart

CUSTOMER SUPPORT

VHDL

Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata

Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter

Efficient Register Renaming and Recovery for High-Performance Processors

Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications

Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Fault based Test Minimization Using Genetic Algorithm for Two Stage Combinational Circuits

FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

FPGA Hardware Based Implementation of an Image Watermarking System

FPGA Implementation of Hearing Aids using Stationary Wavelet-Packets for Denoising

Hardware Implementation of an OFDM Transceiver for 802.11n systems

Location

STAY UPDATED

Filter by price

Cart

CUSTOMER SUPPORT

VHDL

Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata

Share on:

Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

Share on:

Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter

Share on:

Efficient Register Renaming and Recovery for High-Performance Processors

Share on:

Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications

Share on:

Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Share on:

Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Share on:

Fault based Test Minimization Using Genetic Algorithm for Two Stage Combinational Circuits

Share on:

FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

Share on:

FPGA Hardware Based Implementation of an Image Watermarking System

Share on:

FPGA Implementation of Hearing Aids using Stationary Wavelet-Packets for Denoising

Share on:

Hardware Implementation of an OFDM Transceiver for 802.11n systems

Share on:

Location

STAY UPDATED

Filter by price