Product Description
A 65 nm Cryptographic Processor for High Speed Pairing Computation
Abstract— A 65 nm Cryptographic Processor for High Speed Pairing Computation. Pairings are attractive and competitive cryptographic primitives for establishing various novel and powerful information security schemes. This paper presents a flexible and high-performance processor for cryptographic pairings over pairing-friendly curves at high security levels. In this design, hardware for F arithmetic is optimized to accelerate the pairing computation, and especially a combined modular multiplier, p2 which implements ( AB + CD) mod P based on Montgomery method, is proposed. < Final Year Project 2016 >This combined multiplier has the data path delay close to that of a single multiplier implementing AB mod P but saves 20% area cost compared with two single multipliers.
Including Packages
Our Specialization
Support Service
Statistical Report
![A 65 Nm Cryptographic Processor For High Speed Pairing Computation 5 110](https://myprojectbazaar.com/wp-content/uploads/2013/12/110.jpg)
satisfied customers
3,589![A 65 Nm Cryptographic Processor For High Speed Pairing Computation 6 25](https://myprojectbazaar.com/wp-content/uploads/2013/12/25.jpg)
Freelance projects
983![A 65 Nm Cryptographic Processor For High Speed Pairing Computation 7 311](https://myprojectbazaar.com/wp-content/uploads/2013/12/311.jpg)
sales on Site
11,021![A 65 Nm Cryptographic Processor For High Speed Pairing Computation 8 41](https://myprojectbazaar.com/wp-content/uploads/2013/12/41.jpg)
developers
175+
There are no reviews yet