“An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation” has been added to your cart. Continue shopping Cart Summary Remove item Thumbnail image Product Price Quantity Subtotal Use GET20OFF coupon code to get 20% off on minimum order above $100GET20OFF × Relevance Feature Discovery for Text Mining ₹4,500 Relevance Feature Discovery for Text Mining quantity ₹4,500 × Visual voice activity detection as a help for speech source separation from convolutive mixtures ₹4,500 Visual voice activity detection as a help for speech source separation from convolutive mixtures quantity ₹4,500 × A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design ₹4,500 A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design quantity ₹4,500 × A Multi-Interface Multi-Channel Routing (MMCR) Protocol for Wireless Ad Hoc Networks ₹4,500 A Multi-Interface Multi-Channel Routing (MMCR) Protocol for Wireless Ad Hoc Networks quantity ₹4,500 × A Modified Hierarchical Attribute-Based Encryption Access Control Method for Mobile Cloud Computing ₹4,500 A Modified Hierarchical Attribute-Based Encryption Access Control Method for Mobile Cloud Computing quantity ₹4,500 × An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation ₹4,500 An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation quantity ₹4,500 Coupon: Apply coupon Update cart Cart totals Subtotal ₹27,000 Total ₹27,000 Proceed to checkout Visa CardMasterCardAmerican ExpressDiscover CardPayPalApple PayGuaranteed Safe And Secure Checkout