Showing 25–36 of 206 results

  • A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories

    0 out of 5
    4,500

    A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories Abstract-Bias temperature instability (BTI) is known as one serious reliability concern in nanoscale technologies. BTI gradually increases the absolute value of threshold voltage (Vth) of MOS transistors. The main consequence of Vth shift of the SRAM cell transistors is the static noise margin (SNM) degradation. The…

  • A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process

    0 out of 5
    5,500

    A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process Abstract?a Class-AB audio power amplifier with state-of-the-art power efficiency and performance. In this work, the second stage transconductance of the three-stage power amplifier < final year projects > [numbers_sections number=”1″ title=”Including =Packages=” last=”no” ] Complete Source Code Complete Documentation…

  • A Low-Energy Machine-Learning Classifier Based on Clocked Comparators for Direct Inference on Analog Sensors

    0 out of 5
    4,500

    A Low-Energy Machine-Learning Classifier Based on Clocked Comparators for Direct Inference on Analog Sensors Abstract-In the first palce, presents a system, where clocked comparators consuming only CV2 energy directly derive classification decisions from analog sensor signals, thereby replacing instrumentation amplifiers, ADCs, and digital MACs, as typically required. A machine-learning algorithm for training the classifier is…

  • A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks

    0 out of 5
    4,500

    A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks Abstract?Network-on-chip (No C) has emerged as a vital factor that determines the performance and power consumption of many-core systems. This paper proposes a hybrid scheme for No Cs, which aims at obtaining low latency and low power consumption. In the presented hybrid scheme, a novel switching…

  • A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones

    0 out of 5
    5,500

    A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones Abstract? Conventional active noise cancelling (ANC) headphones often perform well in reducing the low-frequency noise and isolating the high-frequency noise by earmuffs passively. The existing ANC systems often use high-speed digital signal processors to cancel out disturbing noise, which results in high power consumption…

  • A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC

    0 out of 5
    5,500

    A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC Abstract? A Gm-based amplifier is proposed for the use in low-voltage and low-power switched-capacitor circuits. At the input stage of the amplifier, a common-mode current-suppression scheme effectively suppresses the common-mode current with the differential-mode current even amplified, resulting in decrease in dc power…

  • A Low-Power Edge Detection Image Sensor Based on Parallel Digital Pulse Computation

    0 out of 5
    4,500

    A Low-Power Edge Detection Image Sensor Based on Parallel Digital Pulse Computation Abstract? A Low-Power Edge Detection Image Sensor Based on Parallel Digital Pulse Computation. An all-digital low-power < Final Year Projects 2016 > CMOS edge detection image sensor array is presented. Each pixel contains a voltage-controlled ring oscillator to achieve low-power and cost-ef?cient digital-only…

  • A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design

    0 out of 5
    4,500

    A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design Abstract-Multiplication is a key fundamental function for many error-tolerant applications. Approximate multiplication is considered to be an efficient technique for trading off energy against performance and accuracy. This paper proposes an accuracy-controllable multiplier whose final product is generated by a carry-maskable adder. The proposed scheme can dynamically select…

  • A Low-Power Oscillator-Based Readout Interface for Medical Ultrasonic Sensors

    0 out of 5
    5,500

    A Low-Power Oscillator-Based Readout Interface for Medical Ultrasonic Sensors Abstract?An oscillator-based ultrasonic sensor interface that can be applied to intravascular applications. The readout circuits are validated with a capacitive micromachined ultrasonic transducer (CMUT) < final year projects > [numbers_sections number=”1″ title=”Including =Packages=” last=”no” ] Complete Source Code Complete Documentation Complete Presentation Slides Flow Diagram Database…

  • A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits

    0 out of 5

    A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits Abstract?Advanced computing systems embed spintronic devices to improve the leakage performance of conventional CMOS systems. High speed, low power, and infinite endurance are important properties of magnetic tunnel junction (MTJ), a spintronic device, which assures its use in memories and logic circuits. < final year...

  • A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

    0 out of 5
    5,500

    A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications Abstract? Continuous transistor scaling, coupled with the growing demand for low-voltage, low-power applications, increases the susceptibility o f VLSI circuits to soft-errors, especially when exposed to extreme environmental conditions, such as those encountered by space applications. The most vulnerable of these circuits are memory…

  • A Micro-Power Two-Step Incremental Analog-to-Digital Converter

    0 out of 5
    4,500

    A Micro-Power Two-Step Incremental Analog-to-Digital Converter Abstract? A Micro-Power Two-Step Incremental Analog-to-Digital Converter. Integrated sensor interface circuits require energy-ef?cient high-resolution data converters. This paper proposes a two-step incremental A/D converter < Final Year Projects 2016 > which extends the performance of an N th-order IADC close to that of a (2N -1) th-order IADC. The…

End of content

End of content