FPGA Archives - Page 4 of 9

View as grid list

Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
CMCS: Current-Mode Clock Synthesis
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
CMOS Integrated Time-Mode Temperature Sensor for Self-Refresh Control in DRAM Memory Cell
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Comments on and corrections to unified VLSI architecture for photo core transform used in JPEG XR’
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Compensation Method for Multistage Opamps With High Capacitive Load Using Negative Capacitance
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Content Addressable Memory—Early Predict and Terminate Precharge of Match-Line

Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories
₹5,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Design of Approximate Radix-4 Booth Multipliers for ErrorTolerant Computing
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest
Design of Low-Voltage High-Speed CMLD-Latches in Nanometer CMOS Technologies
₹4,500.00

Add to cart
Details

Add to Wishlist

Share

Share on:
facebook

twitter

google

pinterest

«‹1 2 3 4 5 6 7 8 9 ›»

Cart

CUSTOMER SUPPORT

Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers

Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array

CMCS: Current-Mode Clock Synthesis

CMOS Integrated Time-Mode Temperature Sensor for Self-Refresh Control in DRAM Memory Cell

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding

Comments on and corrections to unified VLSI architecture for photo core transform used in JPEG XR’

Compensation Method for Multistage Opamps With High Capacitive Load Using Negative Capacitance

Content Addressable Memory—Early Predict and Terminate Precharge of Match-Line

Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry

Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories

Design of Approximate Radix-4 Booth Multipliers for ErrorTolerant Computing

Design of Low-Voltage High-Speed CMLD-Latches in Nanometer CMOS Technologies

Location

STAY UPDATED

Filter by price

Cart

CUSTOMER SUPPORT

Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers

Share on:

Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array

Share on:

CMCS: Current-Mode Clock Synthesis

Share on:

CMOS Integrated Time-Mode Temperature Sensor for Self-Refresh Control in DRAM Memory Cell

Share on:

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding

Share on:

Comments on and corrections to unified VLSI architecture for photo core transform used in JPEG XR’

Share on:

Compensation Method for Multistage Opamps With High Capacitive Load Using Negative Capacitance

Share on:

Content Addressable Memory—Early Predict and Terminate Precharge of Match-Line

Share on:

Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry

Share on:

Design of an offset-tolerant voltage sense amplifier bit-line sensing circuit for SRAM memories

Share on:

Design of Approximate Radix-4 Booth Multipliers for ErrorTolerant Computing

Share on:

Design of Low-Voltage High-Speed CMLD-Latches in Nanometer CMOS Technologies

Share on:

Location

STAY UPDATED

Filter by price